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Impact of Sampler Offset on Jitter Transfer in
Clock and Data Recovery Circuits
Naveen Kadayinti, Maryam Shojaei Baghini and Dinesh K. Sharma
Abstract—This paper shows how the input offset of sampling
flip-flops in the Alexander phase detector affects the jitter
transfer from data to the recovered clock in a clock data recovery
circuit. The Alexander phase detector samples the data at both
the edges of the clock in order to recover the data, as well as the
clock timing information. The timing information is used in a
clock recovery circuit, which is basically a PLL or a DLL. Once
the PLL (or DLL) is locked, the phase detector samples the data
at the center of the eye as well as at the data transitions. It is
shown how the offset of the sampling flip-flop that samples the
data at its transitions influences the jitter transfer from data to
the recovered clock. Importantly, it is shown that zero offset is
not always the best case. The effect is studied for different levels
of data dependent jitter. The mechanism of this phenomenon is
explained and the predictions are supported with simulations.
The paper also discusses a tracking circuit that keeps the offset
at the minimum jitter point.
Index Terms—Data dependent jitter, clock data recovery,
comparator offset, phase detectors.
I. INTRODUCTION
Clock data recovery circuits, which are essential in receivers
of high speed serial links, have stringent jitter performance
requirements. This is due to the fact that the jitter performance
of these circuits decides the overall timing margines and Bit
Error Rates (BER) of the systems. With increasing data rates
the available absolute timing margines are reducing. Designers
spend a lot of effort in analyzing serial links to ensure their
jitter and BER performance is satisfactory [1]. A clock data
recovery circuit comprises of a phase detector, which senses
the phase difference between the clock and the data. The error
output from the phase detector is used in a negative feedback
loop through a voltage controlled oscillator (or a phase rotator)
to generate the correct sampling clock. In such a phase locked
system, there are two main sources of jitter, one being random
jitter due to thermal noise and the second being deterministic
jitter due to inter-symbol-interference (ISI) [2]. The authors
of [3] have analyzed the jitter generation mechanism and
proposed techniques of compensating it via equalization. In
this paper, we show how the offsets in the sampling flip-flops
of the phase detectors determine the jitter transfer from data
to recovered clock. We show that in the presence of ISI, the
minimum jitter in the recovered clock is not when the sampling
flip-flops have zero offset. We analyse the system to explain
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why this is the case and design a circuit that recovers the
optimum sampling threshold along with the clock phase.
The paper is organized as follows. Section II discusses the
working of the bang-bang phase detector in the presence of
jitter in the data. Section III discusses the working of clock and
data recovery circuits for channels with different bandwidths.
A circuit for recovering optimum sampling threshold is shown
in Section IV and the conclusions are presented in Section V.
II. WORKING OF THE ALEXANDER PHASE DETECTOR IN
THE PRESENCE OF JITTER IN THE DATA
One of the most commonly used phase detector for sensing
the phase difference between clock and data is the Alexander
bang-bang phase detector [4], which is shown in Fig. 1. The
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Fig. 1: Circuit diagram of the Alexander phase detector.
bang-bang phase detector samples the data at both the transi-
tions of the clock to determine the relative timing between the
clock and data. The output of the phase detector is then used in
a phase locked loop to generate a clock which is synchronous
to the data. Fig. 2 illustrates the sampling instants of the phase
detector for different possible phase differences between the
clock and the data when the data signal has no jitter.
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Fig. 2: Timing diagram of sampling instants of an Alexander phase
detector under different possible phase differences between the clock
and the data.
Around every data transition, if the clock arrives early,
sample ‘A’ and ‘B’ resolve to the same value and ‘C’ resolves
to a different value, and the clock is delayed for correction.
Similarly, if the clock arrives late, sample ‘B’ and ‘C’ resolve
to the same value and ‘A’ resolves to a different value and the
2clock is advanced for correction. When the clock recovery loop
settles, data is sampled at its transition on the falling edge of
the clock (samples taken at instant ‘B’ in Fig. 2). Ideally, this
sample results in the flip-flop ‘F2’ becoming metastable and
resolving to ‘0’ and ‘1’ with equal probability to keep the loop
locked. It must be noted that in order to sample the data with
the right clock edge at the center of the data eye, the phase
detector aligns the opposite edge with the data transitions.
In high speed systems, the phase detector operates over
data that has high rise and fall times and, more often than
not, over data that has ISI resulting in a finite horizontal eye
opening. Fig. 3 shows a sketch of an eye diagram illustrating
such a case. In this case, for the loop to remain locked the
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Fig. 3: Sketch of a timing diagram of sampling instants of an
Alexander phase detector when used at the receivers of high speed
data links.
sample taken at instance ‘B’ should resolve to ‘0’ and ‘1’ with
equal likelihood. Note that the value that sample ‘B’ resolves
to depends on the jitter in the data and the input offset of
the sampling flip-flop ‘F2’. Since the clock phase corrections
depend on the value of sample ‘B’, the jitter in the recovered
clock depends on the sequence of values that ‘B’ resolves to.
III. ANALYSIS OF THE EFFECT OF SAMPLER OFFSET ON
DATA DEPENDENT JITTER.
The jitter in the data has two main components, which
are random jitter (RJ) and data dependent jitter (DDJ). The
DDJ comes from ISI, and is generally the dominant source of
jitter [1], [2]. The amount of DDJ depends on the bandwidth
of the channel through which the data is being received.
To analyze the effect of jitter in the data, we use VerilogA
model of a simple clock recovery circuit as shown in Fig. 4. To
simulate the effect of offset of flip-flop ‘F2’, different amounts
of offset Voff is added to the ‘D’ input of ‘F2’ as shown in
Fig. 4. In order to simulate different amounts of DDJ, a 20
section RLC network with different time constants is used.
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Fig. 4: Circuit schematic of a clock data recovery system.
A. Case 1: High bandwidth channel
When the channel has reasonably good bandwidth, the DDJ
is low and Fig. 5(a) shows the data eye diagram for such a
case. The inset plot in Fig. 5(a) shows the distribution of the
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(a) Eye diagram for a high bandwidth channel. Inset plot shows
histogram of zero crossing locations. Region demarcated by the
red dashed box is expanded in part (b).
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(b) Zoomed view of the zero crossing region of the data is
shown on the plot to the left. The plot to the right is the peak
to peak jitter of the recovered clock vs offset of the sampling
flip-flop ‘F2’. Note that the plot to the right has the independent
variable (offset Voff) on the y-axis because it is aligned to the
voltage corresponding to the data on the plot to the left.
Fig. 5: Eye diagram at the receiver and the corresponging jitter in
the recovered clock vs offset voltage.
zero crossing time instants of the data. It can be seen that
the jitter histogram of the data is tightly distributed around
a single peak. This data is used in the clock recovery circuit
shown in Fig. 4, and simulated for different values of offset
Voff. The peak-to-peak jitter of the recovered clock is plotted as
a function of the offset in Fig. 5(b). It is perhaps not surprising
that the jitter is minimum when the input offset of the flip-flop
‘F2’ is zero.
B. Case 2: Moderate bandwidth channel
When the channel bandwidth reduces the ISI in the data
increases, resulting in higher DDJ, and such a case is shown
in Fig. 6(a). The inset plot in Fig. 6(a) shows the distribution
of the zero crossing time instants of the data. In this case,
the jitter histogram has two peaks, indicating that the ISI is
dominated by 1 previous bit1 [3]. When this data is used in
the clock recovery circuit of Fig. 4 and simulated for different
values of offset Voff, it is seen that the minimum jitter in
the recovered clock is not when the offset is zero. The peak-
to-peak jitter of the recovered clock is plotted in Fig. 6(b)
1Lower bandwidth cases can be approximated in a similar way with 2 or
more bits.
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(a) Eye diagram for a channel which results in ISI. Inset plot shows
histogram of zero crossing locations. Region demarcated by the red
dashed box is expanded in part (b).
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(b) Zoomed view of the zero crossing region of the data is
shown on the plot to the left. The plot to the right is the peak
to peak jitter of the recovered clock vs offset of the sampling
flip-flop ‘F2’. Note that the plot to the right has the independent
variable (offset Voff) on the y-axis because it is aligned to the
voltage corresponding to the data on the plot to the left.
Fig. 6: Eye diagram at the receiver for a channel with ISI and the
corresponding jitter in the recovered clock vs offset voltage.
for different values of Voff. In this case, the jitter in the
recovered clock is minimum when the offset is ≈ ±10 mV.
The sampling threshold for minimum jitter is not the voltage
at which the spread in the transition times is the smallest. Note
that the spread in the data transition times in least at 0 mV. To
understand why this is the case, we need to analyze the data
sequences which result in corrective actions of increasing and
reducing the clock frequency. Since the ISI is dominated by 1
previous bit, we can construct an approximate model of strictly
1-bit ISI and use it for analysis [5]. Fig. 7 shows the sketch of
an eye diagram where the ISI is limited to exactly 1 previous
bit. Here b[−2], b[−1] and b[0] are three most recent bits.
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Fig. 7: Sketch of an eye diagram with strictly 1-bit ISI. b[−2], b[−1],
and b[0] are samples of the data taken on consecutive rising edges of
the clock and bm is sample of data taken on the falling edge.Nominal
locations are shown.
The Alexander phase detector uses samples b[−1], bm (taken
on the clock ) and b[0] for detecting the phase difference
between the data and the clock. If the data comes from an
equi-probable source, the data traces X1, X2, X3 and X4 in
Fig. 7 occur with an equal probability of 1/8 each [5]. Let us
now consider a few cases for the sampling threshold of ‘F2’.
• Sampling threshold at ‘R’ and clock is between
τ1 and τ3: In this case, the Alexander phase detector
produces an ‘UP’ signal for every trace X1 and X4 and
a ‘DN’ signal for every traceX2 andX3. Thus, the falling
edge of the clock drifts around between τ1 and τ3.
• Sampling threshold at ‘Q’: In this case, the phase
detectors decision depends on the location of the clock.
– Clock between τ0 and τ2: Here, traces X1, X2
and X4 produce a ‘DN’ signal and only X3 produces
an ‘UP’ signal, pushing the clock towards τ2.
– Clock between τ2 and τ4: Here, traces X2, X3
and X4 produce a ‘UP’ signal and only X1 produces
an ‘DN’ signal, pulling the clock towards τ2.
Collectively these result in the clock’s trailing edge being
kept at τ2, thus minimizing the jitter.
One can similarly work out any other threshold value. The
threshold levels ‘P’ and ‘Q’ are the levels where the jitter
in the recovered clock is minimum. In the next section, we
discuss the design of a circuit that automatically tracks the
offset to keep it at the minimum jitter point.
IV. AUTOMATIC TRACKING OF SAMPLING THRESHOLD
In the previous section we have seen that the jitter in the
recovred clock is minimum when the sampling threshold is at
‘P’ or at ‘Q’. By detecting the data sequence, it is possible to
generate a circuit that adjusts the offset to bring it to a desired
level. In this section, we will design a circuit that tunes the
sampling threshold to keep it at ‘Q’.
In order to adjust the sampling threshold and bring it to
‘Q’, we need to identify the 4 traces X1 through X4 and the
sampling threshold. This can easily be done by looking at the
three most recent bits received at the receiver, which are b[−2],
b[−1] and b[0]. The Alexander phase detector also samples the
data at the falling edge of the clock. let this bit be bm. This
sequence of 4 bits b[−2]b[−1]bmb[0] can be used to identify
the location of the sampling threshold. This is tabulated in
Table I, wherein the threshold location and the action to be
taken so as to bring the sampling threshold to ‘Q’ are also
tabulated. From Table I, we can find the logic condition for
detecting when the sampling threshold should be increased
and when it should be decreased. The expressions are
UPVth = b[−2] · bm · (b[−1]⊕ b[0])
DNVth = b[−2] · bm · (b[−1]⊕ b[0])
The logic circuit implementation of above expressions is
shown in Fig. 8. The parts drawn in gray in Fig. 8 form the
Alexander phase detector.
This circuit, which senses the phase error as well as the
threshold error, is used in a clock clock data recovery circuit
as shown in Fig. 9. This circuit was simulated to verify
4TABLE I: Possible sequences and threshold locations for data with
1 bit ISI (refer Fig. 7)
b[−2] b[−1] bm b[0] Threshold
region
Action
0 0 0 0 X NA
0 0 0 1 Vth >Q Vth ↓
0 0 1 0 X NA
0 0 1 1 Vth <Q Vth ↑
0 1 0 0 Vth >P OR >Q Vth ↓
0 1 0 1 X NA
0 1 1 0 Vth <Q OR <P Vth ↑
0 1 1 1 X NA
1 0 0 0 X NA
1 0 0 1 Vth >P OR >Q *
1 0 1 0 X NA
1 0 1 1 Vth <Q OR <P *
1 1 0 0 Vth >P *
1 1 0 1 X NA
1 1 1 0 Vth <P NA
1 1 1 1 X NA
NA: No action. X : No decision possible.
*Decision possible, but not used in this implementation.
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Fig. 8: Circuit for detecting whether the sampling threshold should be
increased or decreased for reducing the jitter in the recovered clock.
Part drawn in gray is the Alexander phase detector.
its working for clock recovery and for sampling threshold
recovery with data coming from a channel discussed in Case 2
in Section III-B. Fig. 10 shows the time evolution of the VCO
control voltage and sampling threshold Vfbth . As expected V
fb
th
settles to ≈ −10 mV, which corresponds to ‘Q’.
It can be shown that the same logic circuit recovers the
optimum sampling threshold even for high bandwidth channels
discussed in Case 1 in Section III-A. It may be noted that this
analysis and the results can also be used to design low jitter
clock recovery circuits for PAM4 signals.
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Fig. 9: Clock data recovery circuit that recovers sampling clock as
well as optimum sampling threshold.
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Fig. 10: Time evolution of control voltage (Vc) for VCO and that of
sampling threshold (Vfbth).
V. CONCLUSIONS
We have shown that input offset of the sampling flip-
flops in the Alexander phase detector can influence the jitter
in the recovered clock. We have shown that the effect of
sampler offset on the recovered clock jitter also depends on
the amount of ISI present in the data input. Using the fact
that immediate previous bits are the highest contributors to
ISI, we have constructed an approximate model assuming 1-
bit ISI. Using this model we have explained the dependence of
recovered clock jitter on input offset and also used this analysis
to construct a circuit that recovers the optimum sampling
threshold. The circuits are verified using simulations.
REFERENCES
[1] Ken Kundert, “Verification of bit-error rate in bang-bang
clock and data recovery circuits,” White Paper [Online]
http://www.designers-guide.org/analysis/bang-bang.pdf, 2010.
[2] J. Buckwalter, B. Analui, and A. Hajimiri, “Predicting data-dependent
jitter,” IEEE Trans. Circuits Syst. I (TCAS-I), vol. 51, no. 9, pp. 453–457,
Sept 2004.
5[3] J. F. Buckwalter and A. Hajimiri, “Analysis and equalization of data-
dependent jitter,” IEEE J. Solid-State Circuits (JSSC), vol. 41, no. 3, pp.
607–620, March 2006.
[4] J.D.H. Alexander, “Clock recovery from random binary signals,” Elec-
tronics Letters, vol. 11, no. 22, pp. 541–542, October 1975.
[5] Naveen Kadayinti, Amitalok J. Budkuley, Maryam S. Baghini, and
Dinesh K. Sharma, “Effect of jitter on the settling time of mesochronous
clock retiming circuits,” Analog Integrated Circuits and Signal Process-
ing, Oct 2018.
